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Abstract 
Atomically thin two-dimensional (2D) materials are promising candidates for sub-10 nm 
transistor channels due to their ultrathin body thickness, which results in strong 
electrostatic gate control. Properly scaling a transistor technology requires reducing both 
the channel length (distance from source to drain) and the contact length (distance that 
source and drain interface with semiconducting channel). Contact length scaling remains 
an unresolved epidemic for transistor scaling, affecting devices from all semiconductors — 
silicon to 2D materials. Here, we show that clean edge contacts to 2D MoS2 provide 
immunity to the contact-scaling problem, with performance that is independent of contact 
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length down to the 20 nm regime. Using a directional ion beam, in situ edge contacts of 
various metal-MoS2 interfaces are studied. Characterization of the intricate edge interface 
using cross-sectional electron microscopy reveals distinct morphological effects on the 
MoS2 depending on its thickness — from monolayer to few-layer films. Chromium is found 
to outperform other metals in the edge contact scheme, which is attributed to the shorter 
Cr-MoS2 bond length. Compared to scaled top contacts with 20 nm contact length, in situ 
edge contacts yield better performance with an effective contact length of ~ 1 nm and 18 
times higher carrier injection efficiency. The in situ edge contacts also exhibit ~8 times 
higher performance compared to the best-reported edge contacts. Our work provides 
experimental evidence for a solution to contact scaling in transistors, using 2D materials 
with clean edge contact interfaces, opening a new way of designing devices with 2D 
materials.  
Booming applications, such as smartphones, autonomous vehicles, and server farms, leave 
society starving for more computational power. At the heart of virtually all computation is the 
transistor, which yields increased computational ability with each successive technology node 
through size scaling. Such scaling, which enjoyed decades of success predicted by Moore’s law, 
is now undisputedly slowing and potentially reaching an end based on the limitations of silicon1–
5
. Not surprisingly, the electronic device community has been eager to explore new materials for 
the transistor channel that may extend the scalability roadmap, even for a few more generations. 
Nanomaterials have long been seen as a viable option, from 1D carbon nanotubes to the 
expanding family of 2D crystals. For 2D, graphene initially captured widespread attention and 
spawned a whole library of 2D materials with a variety of electronic band structures and 
properties6–9.  
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The main advantage of 2D materials is their ultra-thin nature, which could enable extremely 
scaled transistors for the “Beyond Moore” era. The ultrathin body thickness directly affects the 
screening length, which dictates how short the channel length can be scaled down without 
inducing deleterious short channel effects. Using a planar device structure, it is estimated that 
monolayer MoS2 has a screening length of less than 1 nm10, assuming an equivalent oxide 
thickness (EOT) of 1 nm is used. This suggests that the gate-tunable, 2D-based transistor can be 
scaled to sub-5 nm channel length — a scale where Si encounters severe short channel effects 
using similar gate structures. Both experimental and theoretical studies have demonstrated the 
superb channel length scalability of 2D field-effect transistors (FETs)10–16. Aside from the 
superior scalability, 2D materials also offer new possibilities for other unconventional 
applications (for example, flexible electronics) because of their substrate independence17–19. 
Moreover, a plethora of atomic heterostructures can be formed between different 2D materials20–
24
, in a way that is inaccessible to traditional semiconductors. 
While the channel length scalability of 2D FETs has been well studied10–15, the contact length 
scaling and its related challenges have been largely neglected. However, contact engineering in 
general for 2D FETs has been a topic of considerable interest, including using different 
metals25,26, transforming phases27, and controlling metal deposition conditions28. While these 
approaches deepen our understanding of the metal-2D interface and have achieved contact 
resistance as low as 200 Ω•µm, they all use a contact length of at least hundreds of nanometers, 
which are orders of magnitude larger than needed for actual technologies. A fully scaled device 
technology for the 2030 era will need both the channel and contact lengths scaled below 12 nm 
(equivalent to a contacted gate pitch of 24 nm)29. Note that contact scaling is an epidemic for all 
semiconductors, including Si. In a Si FinFET, two thirds of the gate pitch (54 nm for Intel’s 10 
nm node technology) is the contact length (36 nm)30. Since future scaled transistors would have a 
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shorter gate pitch, the shrinking gate pitch also leads to shrinking contact length, thus decreasing 
on-state performance31 and highlighting the importance of improving contact scaling behavior 
for all types of transistors. In a simplified top-contacted and back-gated MoS2 transistor, as 
shown in Fig. 1a, as the contact length (Lc) decreases, the area available for carrier injection is 
also reduced. The shrinking contact length leads to severely degraded performance, especially 
when Lc drops below the transfer length (LT = 30 ~ 40 nm for MoS228, as depicted in Fig.1b), 
which is the length over which the majority of carriers are injected.  
Ideally, for scaling, contacts would be bonded directly to the side of the 2D channel as pure 
“edge contacts,” as illustrated in Fig.1c, where charge is injected from the metal directly into the 
2D crystal via covalent bonds. Since the area of injection at the edge is independent of the 
physical contact length, we hypothesize that edge contact could provide ultimate scalability, as 
shown hypothetically in Fig. 1d, where the on-current (Id) would be independent of the Lc. 
Several studies on edge contacts to 2D materials have been reported, beginning with Cr edge 
contacts to graphene that exhibited a low contact resistance of 150 Ω•µm32, though graphene is 
not a semiconductor. In a separate study33, an edge-like interface between graphene and MoS2 
was demonstrated; however, the scalability of the 2D-2D hetero-junction remained uncertain as 
the Lc demonstrated is over 20 µm. Moreover, growing the graphene-MoS2 edge added 
additional complexity and variability to the fabrication process, reducing the reliability of this 
approach. Finally, demonstration of edge contacts between metal and MoS2 has been limited to 
the use of an ex situ and isotropic plasma etching approach34. The performance metrics such as 
on-current and on-off ratio were unfavorable, possibly due to the uncleanliness of the interface 
with the dangling bonds in the exposed MoS2 edge reacting with species in the ambient owing to 
the use of an ex situ plasma etching. Considering the ultra-sensitive nature of the dangling bonds 
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at the edge, it is thus crucial to have the interface preserved in a clean in situ environment in 
order to properly determine the potential of metal-MoS2 edge contacts.  
Here, we demonstrate edge-contacted MoS2 FETs by using an in situ Ar ion beam. We show the 
ultimate scalability of pure edge contacts to CVD-grown MoS2 of various layer thicknesses and 
metal types, providing evidence for the immunity of edge contacted 2D FETs to aggressive 
contact scaling. In order to understand carrier transport, we use cross-sectional scanning 
transmission electron microscopy (STEM) and low-temperature electrical measurement to 
characterize the edge contacts. Our study elucidates the intriguing metal-2D edge interface and 
the potential of edge contacts for future scaled transistors. 
Etching Capability of a Directional Argon Ion Beam 
The use of an in situ ion beam to etch the MoS2 immediately prior to contact metallization is 
crucial to avoid reactivity between the created edge states and molecular species other than the 
contact metal. The in situ ion beam source is incorporated with an electron beam evaporator in 
the same ultra high vacuum (UHV) chamber, as shown in Fig. 2a. The etching effect of the ion 
beam on MoS2 is studied using the process shown in Fig. 2b. Selective bombardment of the 
exposed (contact) regions by the directional Ar ion beam is achieved using patterned PMMA 
(which shields the channel regions). Note that the Ar ion beam has a minimal etching effect on 
the PMMA, which make PMMA a suitable etch mask, as shown in Supplementary Fig. 1. Our 
previous study35 shows that low-energy (~100 eV) Ar ion bombardment can create vacancies in 
the 2D crystal. Here, a higher energy (~600 eV) ion beam is shown to controllably etch the 
MoS2, as shown in the atomic force microscopy (AFM) image in Fig. 2c. We also use energy 
dispersive spectroscopy (EDS) to map the etched flake in Fig. 2c. The sulfur signal in Fig. 2d 
and molybdenum signal in Fig. 2e further prove the etching capability of the Ar ion beam. The 
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AFM profiles and line scans from different regions show how both the MoS2 and SiO2 are etched 
by the ion bombardment, as plotted in Fig. 2f. Note that the edge of MoS2 in the etched region 
attracts more reacted species/residue (as high as 100 nm in Fig. 2g), evidential of the higher 
reactivity of the MoS2 edge when exposed to solvent/air (ex situ) and the importance of forming 
edge contacts with an in situ process. Meanwhile, the flake edge that has not been exposed to the 
ion beam is relatively clean, as shown in Fig. 2g. This further exemplifies the highly reactive 
etched edge, which could be useful in other applications such as sensing since it could act as a 
preferable binding site for antibodies compared to either the basal surface that has limited 
dangling bonds or the natural edges that are less reactive. In Fig. 2g, we also label the SiO2 and 
MoS2 etched depth shown in Fig. 2f. The linear relationship between the etch-depth and the ion 
beam exposure time is plotted in Supplementary Fig. 2, showing an etching rate of 1.83 Å/s for 
MoS2 and 1.2 Å/s for SiO2.   
Edge Contacts to exfoliated multilayer MoS2 
Upon exposing the MoS2 edge in the contact regions under UHV, contact metal is then deposited 
using an electron beam evaporator in the same chamber. The newly generated edge states are 
able to react with the depositing metal, forming a bonded edge interface. To study this interface, 
we use cross-sectional scanning tunneling electron microscopy (STEM) to characterize the 
etched edge. Fifteen layers of MoS2 were exfoliated onto a silicon wafer with 300 nm SiO2 (see 
cross-sectional STEM image in Supplementary Fig. 3). After using the etching process illustrated 
in the last section, the metal contact was in situ deposited on the etched region (Fig. 3a). The 
cross-sectional STEM image of the finished contact is shown in Fig. 3b. The etching process 
creates the unique splitting and tapering effects (Fig. 3c), which is particularly surprising as these 
effects are different from the common undercut36 and microtrench37 profile seen in some 
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isotropic ex situ plasma processes. The splitting effect could be attributed to the interaction 
between the directional Ar ion beam and the weak van der Waals interlayer binding of the 2D 
materials. The splitting effect could profoundly change electronic properties of the MoS2 at the 
edge (further details in Supplementary Note 1). Meanwhile, the tapering effect is common for 
directional dry etching38, as the center region receives more directional ion bombardment. These 
effects open a new window of opportunities to study the intricate interface between metal and 2D 
materials and to use in other applications such as sensing and material intercalation39–41.  
To further understand the metal-MoS2 edge interface, EDS was used to characterize the elements 
present in the right-side edge of the contact. As shown in Figure 3d, the MoS2 is topped with 2 
nm of Ti (green) and 20 nm of Au (red). The thickness of Ti is more uniform in the area where 
there is more MoS2 edge in the splitting and tapering region, indicative of more consistent 
bonding because of the reactive edge states. Additionally, we noticed the presence of sulfur 
(turquoise) at the junction of the metal-MoS2 edge in this splitting region, where crystalline 
MoS2 has already ended (Fig. 3d). These sulfur-metal hybrid areas could indicate the covalent 
bond between Ti/Au and sulfur. Also, the oxygen element was mapped in Supplementary Fig. 4 
and no higher concentration of oxygen appears in the interface between Ti and MoS2, which 
suggests that the in situ environment is relatively pristine.  
In addition to the interface highlighted in Fig. 3, where the full multilayer MoS2 is etched by the 
Ar ion beam in the center of the contact regions (quasi-edge contacts), we also used shorter 
etching time (25 and 50 s) to produce partially etched MoS2 in the center of the contact region 
(partial-edge contacts), as given in Supplementary Fig. 5. Since the exfoliated flake is about 10 
nm thick (15L), the tapering and splitting effects in Fig. 3 also show up in the partial-edge 
contacts. We then fabricated devices on multilayer flakes with different thickness (35 and 8 nm) 
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in order to compare performance of the quasi-edge and partial-edge contacts (see Supplementary 
Note 1-2). Compared to the partial-edge contacts (9 µA/µm at Vds=1 V), quasi-edge contacts 
yield smaller current (5 µA/µm at Vds=1 V) but have a distinct forming or “burn-in” effect when 
large Vds (over 3 V) is applied. This forming behavior suggests that a large electric field from 
source to drain can strength the bond between the metal and MoS2 edge states. Considering that 
the defects created on the tapering region add additional complications to the analysis, further 
investigation is needed to resolve the carrier injection through the splitting MoS2 edge and the 
tapering layers. In the following section, in order to demonstrate pure edge contacts and their 
scaling behavior, we focus on CVD-grown MoS2 films since they offer a large area of thin 
crystals (1-4 layers with size of over 100 µm2). 
Edge Contacts to CVD-Grown MoS2 
In order to demonstrate the ultimate scalability of edge contacts, in situ edge contacts were 
fabricated on CVD-grown MoS2. These MoS2 films have a large area with uniform thickness, 
making them suitable for device fabrication and performance comparison. Trilayer and 
monolayer CVD films were used to fabricate in situ edge contacts as shown in Fig. 4. These 
films were grown directly onto SiO2 without the need of a transfer process, which could 
introduce contaminants such as water molecules and resist residue. In Fig. 4a, a small rectangular 
box of MoS2 was used, as the materials outside of the rectangular box are etched away using CF4 
plasma. After an e-beam lithography process, the same Ar ion beam etching process to Fig. 2b 
with an etching time of 30 s was used and the contact metal (Ni) was deposited in situ inside the 
same UHV chamber. A diagram of scaled edge contacts to MoS2 is given in Fig. 4b, where two 
long contacts (Lc = 60 nm) and two short contacts (Lc = 20 nm) were fabricated onto the same 
film. The cross-sectional STEM image of the right-side of the Lc = 60 nm edge contacts is shown 
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in Fig. 4c. The metal entrenches into the oxide and contacts the edge of the trilayer film without 
the splitting effect, producing pure edge contacts. The side-view of the 3-layer MoS2 film with 
atomic resolution is given in Fig. 4d, showing the crystal structure of the 2D material. 
Characterization of the devices with different contact lengths (Fig. 4e,f) revealed that the Lc = 20 
nm and Lc = 60 nm FETs have the essentially same Id, independent of the contact length. These 
edge-contacted trilayer devices outperform their top-contacted trilayer device counterparts (all 
device dimensions and materials being the same), with Ion = 10 µA/µm at overdrive voltage Vov = 
Vgs - Vth = 30 V and Vds = 4 V (see Supplementary Fig. 6). One of the most encouraging aspects 
of this result is the sheer density of carriers being injected into the edge contact area (effective Lc 
= 1 nm), which is over an order of magnitude smaller than the top contact Lc using the same film 
and two orders of magnitude smaller than the top contact Lc used in other studies. Note that when 
comparing results with different studies, all of the relevant variables need to be considered, such 
as the film quality, film thickness, oxide type, oxide thickness, metal evaporation conditions, 
overdrive voltage and the drain voltage Vds, at which the current is extracted. The high variability 
for devices built on SiO2-grown MoS2 films (see Supplementary Table 1) also needs to be 
considered42. For example, even for exfoliated monolayer MoS2, the contact resistance can range 
from several kΩµm to 100 kΩµm28. Because our top and edge contacted devices are built 
using the same conditions, our results represent the potential of ultimate contact scaling using in 
situ edge contacts.  
Edge contacts to monolayer MoS2 from CVD-grown crystals were also explored. A device 
structure similar to the one illustrated in Fig. 4a was used, with monolayer MoS2 as the channel 
material (Fig. 4g). A triangular monolayer film was chosen and the same process of in situ 
etching and metal evaporation was used to make the edge contacts with different contact lengths. 
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The cross-sectional STEM images show the metal entrenching into the oxide, representative of 
complete MoS2 removal in the contact region. EDS images of the contact (Fig. 4i) provide 
further evidence of the isolation of the MoS2 to the channel and the abrupt contact interface. A 
magnified view of the sulfur at the edge is given in Supplementary Fig. 7, further showing this 
abrupt cut-off of the monolayer MoS2 at the edge. The corresponding Id – Vgs curves for the 
monolayer MoS2 devices are given in Fig. 4k-l.  
We also compare the Id – Vds characteristics for the monolayer edge and top contacted devices in 
Supplementary
 
Fig. 8. The performance of these edge-contacted monolayer devices is within the 
same range as their top-contacted counterparts using the same metal and MoS2 film. Compared 
to trilayer MoS2, monolayer devices (both top- and edge-contacted) suffer greatly from the 
interface traps formed between MoS2 and SiO2 in the high temperature growth process (750 °C). 
MoS2 films grown on other substrates (for example, sapphire) and then transferred to SiO2 
substrates could offer less variability and higher performance (see Supplementary Fig. 9).  
Ultimate Contact Scaling 
A scaling comparison between top and edge contacts is essential to determine the advantages of 
the edge contact scheme. On the multilayer CVD-grown MoS2 flakes, Cr top contacts and in situ 
Cr edge contacts were fabricated. The performance comparison between scaled Cr top and edge 
contacts is shown in Figure 5(a-b), where the on-state performance of edge contacts (both Lc = 
20 nm and 60 nm) is ~18 µA/µm, at Vov = 30 V and Vds = 4 V. The consistency in the 
performance of the Lc = 60 nm edge-contacted device with that of the 20 nm one is indicative of 
the true edge profile and pure edge injection of carriers. Even though Id of Lc = 20 nm Cr top 
contacts is similar to the performance of the edge contacts at large Vds = 4V, attention should be 
given to the device performance at a low Vds, where we can learn more information on the carrier 
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injection behavior in the contacts. In Fig. 5(c), we plotted the Id versus Lc at Vds = 0.5 V and Vov 
= 30 V. The total resistance Rtot was placed on the right axis, showing an inverse relationship 
with the Id on the left axis. The fitting curves for top Ni and Cr do not saturate within the Lc < 
100 nm range, which is explained in the Supplementary Note 4. Not surprisingly, top Cr contacts 
with short contact length (Lc = 20 nm) have a much higher Rtot than the top contacts with long 
contact length (Lc = 60 nm). This trend is also true for Rc (Rc = (Rtot - Rch)/2) since the same Lch 
was
 
used for all devices in Fig. 5(c) and the resistance of the channel Rch relies on the Lch (for 
normalized contact width, Rch = RshLch, with Rsh being the sheet resistance of MoS2 in the 
channel). This deterioration of Rc on top Cr contacts presents the challenge of using top contacts 
for scaled devices. However, in situ edge contacts with different Lc show relatively constant Rtot 
because the carriers are injected through the edge, which is independent of Lc. When Lc is at 
scaled dimension (< 20 nm), edge contacts demonstrate clear advantages over top contacts, for 
both Cr and Ni, providing immunity for the contact scaling. We also compare the in situ edge 
contacts with other reported ex situ edge contacts (see Supplementary Table 1). The reported Rtot 
of
 
the ex situ metal-MoS2 edge contacts varies from 3 to hundreds of MΩµm. The current at Vds 
= 0.5 V of in situ edge contacts in this work is 7.8 times higher than the best-reported ex situ 
counterparts. Since Rtot = 0.5 V/ Id, Rtot of the in situ Cr-MoS2 edge contacts (500 KΩµm) is 
only 11.4% of the best-reported ex situ edge contacted devices. Even though the thickness of 
MoS2 (3L for in situ Cr edge-contacted devices) is slightly thicker (1L for ex situ Sc edge 
counterparts), the in situ Cr-edge contacted devices only have about half of the carrier density in 
the ex situ Sc edge contacts (2.16×1012 cm-2 versus 4.16×1012 cm-2). This improvement could be 
associated with the different metal types, the directional ion beam etching and in situ metal 
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deposition. Compared with the best-reported edge contacts, the in situ Cr edge contacts 
demonstrate significant advances for better edge contacts to semiconducting 2D materials. 
Estimating the Rc of in situ edge contacts is also important. We first extracted Rsh and Rc for top 
Cr contacted devices from using transfer length model (TLM) structures (see Supplementary Fig. 
10). The Rc for the top contacts with Lc = 60 nm is ~110 KΩµm and Rsh is ~100 KΩ/square. 
Using this Rsh for 3L CVD-grown MoS2, we can estimate the Rc for Cr edge contacts to 3L MoS2 
to be 205 KΩµm, which outperforms the Rc for top Cr contacts with Lc = 20 nm (381 KΩµm), 
as shown in Supplementary Table 2. It should be noted that the area for carrier injection (Ainj) in 
the scaled top contacts (Lc = 20 nm) is 10 times larger than Ainj for edge contacts (2 nm thick for 
3L MoS2). Combining the area of carrier injection and the contact resistance, carrier injection 
efficiency can be defined as 1/(AinjRc), with the efficiency for edge contacts is at least 18 times 
higher than the scaled top contacts (Lc = 20 nm). While the Rc for edge and top contacts has been 
compared, we stress that these two Rc are intrinsically different. The top contact resistance 
includes the interfacial resistance of the metal-MoS2 interface (ρc) and the series resistance of the 
MoS2 underneath the contact metal (Rsh), which resists lateral carrier flow beneath the metal 
contacts. For simplicity, we use the same label Rsh for the sheet resistance in the channel and 
underneath the contact, assuming their values are close. In contrast, the edge contact resistance is 
solely the metal-MoS2 edge resistance (see more details in Supplementary Note 4). These 
intrinsic differences merit further investigations using contact engineering approaches that 
maybe different from those developed for top contacts.  
To further understand the in situ edge contact, we characterized Cr edge contacts under low-
temperatures. As given in Supplementary Note 5, a Schottky barrier of 120 meV is extracted. 
The Arrhenious plot in Supplementary Notes Fig. 4 looks surprising. At high temperatures (300 
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to 250 K on the left side), the fitting curves are dropping, which is the evidence for thermionic 
transport over the Schottky barrier. But at low temperatures (below 200 K on the right side), 
regardless of the Vgs, the fitting curves go up, which suggests that carriers are tunneling through a 
barrier. The behavior of the curves at low temperature is abnormal because from the large 
amount of low-temperature characterizations on top contacts reported elsewhere, the fitting 
curves all turn downward at low Vgs while only going flat or up when the Vgs is large enough that 
Schottky barrier becomes thin and tunneling becomes dominant (see Supplementary Notes Fig. 
4-5 for comparison). This unique Arrhenius profile suggests there is an additional tunneling route 
formed at the edge contacts that are independent of Vgs. A more focused, detailed analysis in 
subsequent studies is deserved to investigate the formation of this tunneling route and the impact 
of edge interfaces on the band diagram of the edge contacts. 
The effect of different metal types is also important in understanding the in situ edge contact 
scheme. The I-V characteristics of Au, Cr, and Ni are compared in Supplementary Fig. 11. Cr 
outperforms the other metals, as similarly observed with edge contacts to graphene32. 
Theoretically, Cr has been proposed to be an ideal metal to contact MoS2 in the top contact 
scheme, with its shorter bond length to S, larger binding energy, and larger density of state at 
EF45. As the bonding length could be shorter in the edge contact scheme, density-functional 
theory (DFT) calculations on Cr edge contacts to MoS2 remain to be conducted in order to 
confirm the orbital overlapping profile. Experimentally, devices with different metals have 
different threshold voltages, which can be explained by the different height and shape of the 
Schottky barrier for different metal-MoS2 interfaces. We also compare the contact resistance for 
different metals in Supplementary Note 3. The huge contact resistance of Au edge contact 
compared to Au top contacts contradicts the suggestion that there might be some top interface 
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transport component in the edge interface, otherwise the Au edge contact should perform similar 
to the Au top contacted devices.  
Overall, while the top contacts can outperform in situ edge contacts at long contact lengths of Lc 
> 20 nm, attention should be given to the short contact length where the 2D materials would 
most likely be utilized in future scaled transistors. Furthermore, now that edge contacts to a 2D 
semiconductor have been demonstrated, continued study and optimization will improve their 
quality and resulting device performance. Further investigations may include: 1) improving the 
film quality of the 2D materials to have fewer defects and higher mobility; 2) doping the contact 
region before fabricating the edge contacts to further increase the number of carriers injected to 
the flake through the edge and thus decrease the contact resistance46; and 3) exploring more 
metal types to find a preferable edge interface.  
Conclusion 
In situ edge contacts to MoS2 FETs were demonstrated to provide immunity to contact length 
scaling for future generation devices. The challenge of preserving and utilizing the exposed, 
reactive edge of the MoS2 was overcome by using in situ ion beam etching with contact metal 
deposition. The performance of the transistors remained consistent even as Lc ranged from 20 nm 
to 60 nm across a set of devices, experimentally demonstrating that edge contacts are 
advantageous for ultimate 2D contact scaling. Moreover, the comparison of edge contacts versus 
top contacts was demonstrated and the impact of different metals (Ni, Cr, and Au) was explored 
using the same edge contact scheme. Further theoretical and experimental investigations are 
warranted to better understand the edge contact interface and decrease the contact resistance. Our 
work sheds light on the potential of edge contacts for ultimate contact scaling in MoS2 transistors 
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and could be applied to other 2D materials and nanoelectronic devices, paving the road for future 
aggressively scaled devices.  
Methods 
Growth of the MoS2 by CVD. The MoS2 flakes were grown using a chemical vapor deposition (CVD) process 
reported previously47–49. Typically, 1g sulfur powder (Sigma-Aldrich) and 15-30mg MoO3 (99.99%, Sigma-Aldrich) 
source material were placed upstream and at the center of a tube furnace, respectively. The substrates (heavily-
doped Si substrate with 300 nm SiO2) were placed downstream in the furnace tube. Typical growth was performed 
at 750 °C for 10 minutes under a flow of Ar gas in rate of 100 sccm and ambient pressure. 
 
Fabrication of in situ edge-contacted devices 
For devices using exfoliated flakes, multilayer MoS2 flakes were mechanically exfoliated onto a heavily-doped Si 
substrate with 300 nm SiO2. For devices using CVD-grown MoS2 films, the MoS2 crystal was grown using the 
above process. EBL with PMMA was used to define the contact regions, leads, and pads. The substrate was then 
developed in a solution of IPA:MIBK= 3:1. After developing, the substrate was transferred to the UHV chamber 
(base pressure ~10-8 torr) having an ion beam source (KDC 40, KRI) in situ with an e-beam evaporator. The chip 
was exposed with a 600 eV directional Ar ion beam, followed by metal deposition. A top Au layer (30 nm) is also in 
situ deposited on top of the in situ Ni and Cr metal (normally 15 nm) to prevent oxidation of the contacts when 
exposed to ambient. This in situ ion beam process with metal deposition is crucial for protecting the exposed edges 
from other molecules in the ambient environment. Finally, the fabricated devices were characterized in ambient air 
after lift-off in acetone at a temperature of 80 °C. 
Characterization of the edge contact interface. The AFM images in Fig. 2 were taken from a Digital Instruments 
Dimension 3100. The SEM images are obtained using an FEI XL30 SEM-FEG. The EDS images in Fig. 3 are from 
a Bruker XFlash 4010 EDS. The cross-sectional STEM images in Fig. 3 and 4 were obtained using the FEI Titan 80-
300 probe aberration corrected STEM with monochromator. The EDS images in Fig. 3 and 4 were acquired from the 
SuperX system with the four Bruker Silicon Drift Detectors (SDD). 
 16 
Data Availability. The data that support this work are within this paper and other findings of this study are available 
from the corresponding author upon reasonable request.  
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Figures 
Fig. 1 Top versus edge contacts to 2D MoS2. a, Schematic of a bilayer 2D FET with traditional top contacts. b, 
On-current diminishes as the top contact length decreases (data from ref.28), presenting a major roadblock for 
aggressively scaled transistors. Transfer length is indicated in inset schematic. c, Schematic of a bilayer 2D FET 
with edge contacts and an effective L
c
  < 1 nm, leading to the possibility of (d) on-current that is independent of 
contact length. 
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Fig. 2. In situ etching of MoS
2
. a, Ion beam source and e-beam evaporator incorporated within the same UHV 
chamber. b, Schematic of the etch process with only contact regions selectively bombarded by Ar ion beam. c, AFM 
image of MoS
2
 flake after etching and PMMA removal. EDS mapping of flake in c gives the sulfur signal in d and 
molybdenum signal in e. f, Line scan height profiles 1 and 2 from the AFM image in c. g, 3D AFM image of c 
highlighting the reactive etched MoS
2
 edges and the relatively clean MoS2 flake edges. 
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Fig. 3. Metal-MoS
2
 edge interface. a, Diagram of the in situ metal deposition process forming an edge contact for 
15L MoS
2
 flake with 2 nm Ti / 20 nm Au. b, Cross-sectional STEM image of L
c 
= 200 nm contact. c, Magnification 
of left edge of the contact showing tapering and splitting effects. d, EDS image of right side of the contact mapping 
the presence of different elements.  
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Fig. 4. Trilayer and monolayer MoS
2
 FETs with Ni edge contacts. a, Schematic of edge-contacted devices on 3L 
MoS
2
. b, Optical image of CVD-grown flakes with inset SEM image of trilayer MoS
2
 FETs; scale bar in SEM 
image is 1 µm. Cross-sectional STEM images of: c, right edge of L
c
=60 nm contact and d, atomic side-view of the 
trilayer MoS
2
. e, Subthreshold and f, transfer characteristics of the edge-contacted devices, showing performance 
that is independent of contact length. g, Schematic of edge-contacted devices on monolayer MoS
2
. h, SEM image of 
the devices with a scale bar of 1 µm. STEM images of: i, L
c 
= 20 nm contact and j, L
c 
= 60 nm contact.  Arrows 
point to corresponding EDS scans of sulfur, silicon, and oxygen in i. k, Subthreshold and l, transfer characteristics of 
the monolayer edge-contacted devices, also showing the performance that is independent of contact length.  
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Fig. 5. Ultimate scaling of contact length. Comparison of Cr top and edge contacts to MoS
2
 FETs with a, 
subthreshold & transfer and b, output curves. c, Relationship between Id and Lc for different contact schemes, 
showing the advantage of edge contacts, especially in the short contact length region. The total resistance Rtot was 
listed on the right side with Rtot = 0.5 V/ Id. The Lch for all the top- and edge-contacted devices are 600 nm, which 
suggests the Rch should be similar.  
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Supplementary Information 
 
1. Supplementary Notes 
Supplementary Note 1: Partial-edge contacts to exfoliated multilayer MoS2 
The transistors in Supplementary Notes Figure 1 were built on an exfoliated MoS2 flake with a 
thickness of ~35 nm, based on the AFM measurement included in the inset. These devices were 
etched for 150 s (etch-depth of ~28 nm), resulting in partial edge exposure of the MoS2 in the 
contact area, as depicted in Supplementary Notes Figure 1b. The contact metal and the remaining 
layers in the center of the contact region could act as the additional carrier injection route, 
forming essentially a top contacts (see Supplementary Fig. 5(a)). Hence, carrier injection through 
both the top and edge are present, which is the reason why the contacts here are partial edge 
contacts. The I-V characterizations of the partial edge-contacted devices were given in 
Supplementary Notes Figure 1(c-e), showing an on-current level of 9 µA/µm at Vds=1 V, which 
is on par with other top contacted devices in the literature1.  
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Supplementary Notes Figure 1. Partial-edge contacts to exfoliated multilayer MoS2. a, AFM image 
of the exfoliated flake with a thickness of 35 nm. b, SEM image and c, schematic of a partial edge-
contacted device in the dashed box in (b). The scaled bar in both (a) and (b) is 1 µm. Id-Vgs (d) 
subthreshold and (e) transfer curves of the device tested under ambient conditions. f, Id-Vds curves of the 
device showing rectifying behavior when Vds is below 1 V. 
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Supplementary Note 2: Quasi-edge contacts to exfoliated multilayer MoS2        
Transistors in Supplementary Notes Figure 2a were built on the same flake as the devices in 
Supplementary Note 1. The flake was etched for 260 s (etch-depth of ~48 nm), producing quasi-
edge contacts to MoS2 with tapering and splitting effect but without apparent top contacting 
layers, as depicted in Supplementary Notes Figure 2b. Due to the thickness of the MoS2 flake 
and substrate-gated device structure, the majority of the current is injected into the MoS2 near the 
bottom of the flake, and thus injection at the contacts is likely to dominate near the bottom of the 
contact region. Performance of the quasi-edge contacted devices is shown in Supplementary 
Notes Figure 2(c-d).  Two Id-Vgs sweeps are shown from the same Vds= 1 V, where the 1st sweep 
is the initial measurement and the 2nd is taken after a sweep at Vds= 3 V was performed. The 6.5x 
jump from 0.79 µA/µm to 5.17 µA/µm between these two sweeps suggests a forming or “burn-
in” effect at the quasi-edge contacts, creating more favorable bonds between the MoS2 edge 
states and the metal. Another interesting observation is the threshold voltage shift from Vth = -15 
V in the partial to Vth = -35 V in the quasi-edge contact case. It is also observable that the current 
remains approximately constant for Vgs = 40 V to -20 V in the first sweep (blue curve), which is 
not the case for the devices in the partial-edge contacts scheme. These differences suggest a 
distinction in the carrier injection behavior and gating effect in the partial- versus quasi-edge 
contacts to exfoliated multilayer MoS2.  
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 Supplementary Notes Figure 2. Quasi-edge contacts to exfoliated multilayer MoS2 (35 nm thick). a, 
SEM image and b, schematic of a quasi-edge contacted device. Id-Vgs (c) subthreshold and (d) transfer 
curves of the device tested under ambient.  
Quasi-edge contacts to a thinner flake were also demonstrated. Transistors in Supplementary 
Notes Figure 3a were built on an 8 nm thick MoS2, as shown in the AFM image in 
Supplementary Notes Figure 3b. The flake was etched for 150 s (etch-depth of ~28 nm), 
producing quasi-edge contacts to MoS2, as depicted in Supplementary Notes Figure 3c. 
Considering the thickness of this flake is similar to the 10 nm flake demonstrated in the 
manuscript, we expect the tapering effect to show up here. Performance of the quasi-edge 
contacted devices is shown in Supplementary Notes Figure 3(d-e). Two Id-Vgs sweeps are shown 
from the same Vds= 1 V, where the 1st sweep is the initial measurement and the 2nd is taken after 
a sweep at Vds= 5 V was performed. The 60x jump from 0.02 µA/µm to 1.2 µA/µm between 
these two sweeps suggests a “burn-in” or forming effect similar to the one in Supplementary 
Notes Figure 2. Compared to the quasi-edge contacted devices in Supplementary Notes Figure 2, 
the quasi-edge contacted devices with 8 nm flake thickness have a smaller current, which may 
attribute to the thinner flake thickness, which leads to the smaller edge contact area. 
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Supplementary Notes Figure 3. Quasi-edge contacts to exfoliated multilayer MoS2 (8 nm thick). a, 
SEM image (scale bar, 2 µm) and b, AFM image showing 8 nm of flake thickness (scale bar, 500 nm). c, 
schematic of a quasi-edge contacted device. Id-Vgs (d) subthreshold and (e) transfer curves of the device 
tested under ambient.  
 
 
 
 
 
 
 
 
 
8	nm	8	nm	
1.2
1.0
0.8
0.6
0.4
0.2
0.0
I d 
(µA
/µ
m
)
-40 -20 0 20 40
Vgs (V)
 Vds=1V after Vds=5V
 Vds=1V initial
 
 
 
Lch= 750 nm
SiO2	
MoS2	
10-5
10-4
10-3
10-2
10-1
100
101
I d 
(µA
/µ
m
)
-40 -20 0 20 40
Vgs (V)
 Vds=5V
 Vds=1V after Vds=5V
 Vds=1V initial
 
 
 
Lch= 750 nmAu	
Ti	
8
6
4
2
0
x1
0-9
 
80604020
a	 b	
c	
d	 e	
 32 
Supplementary Note 3: Benchmarking performance for top and edge contacts 
It can be seen from Supplementary Table 1 that most of the CVD-based MoS2 devices have a 
very large contact resistance (30~200 kΩ*µm) and small Ion compared to the exfoliated flakes2–4. 
Several papers using the same metal top contacts report drastically different contact resistances, 
which indicates the quality of the CVD-grown films, the deposition condition of the metal 
contacts and the fabrication process can all play a role in determining the final device 
performance. Also note that the different papers cited in Supplementary Table 1 have different 
overdrive voltage (Vov), carrier density (n), channel lengths (Lch), and number of layers (NL). 
These factors need to be considered in order to have a fair comparison. 
A few factors can explain why the Rtot of the top and in situ edge contacts in this work is larger 
than the first few top contacts with higher performance listed in Supplementary Table 1. First, 
small length of Lc is used with only Lc = 20 nm (effective Lc ≈ 1 nm) for the edge contacts and Lc 
≤ 60 nm for top contacts. Second, we use relatively low Vov= 30 V on 300 nm thick SiO2, which 
means lower carrier density (n = 2.16×1012 cm-2) compared to the ones used by others in the 
Supplementary Table 1. The lower carrier density increases the Rsh for all devices and Rc for top 
contacts. Finally, relatively poor quality of MoS2 films grown on SiO2 (see Supplementary Fig. 
9). 
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Supplementary Table 1: Benchmarking contacts for transistors using CVD-grown MoS2 
Ref. Contact 
Strategy 
EOTc 
nm 
Vov 
V 
n      
1012 cm-2 
Ion 
µA/um 
Ion @ 
Vds (V) 
Ion/Ioff 
10x 
Lch 
µm 
Rc  
KΩµm 
NL Lc 
µm
 
5 Ag/Au 30 25 17.98 18.75 1 7 4.3 ~3 1L 4 
6 Cr/Pd 300 100 7.19 8.97 0.5 8 1 Rtot=55.7 2L ~1 
7 UHV Au 90 21 5.03 35 1 4 0.2 6.5 1L 0.67 
8 Ti/Au 285 125 9.47 9.00 1 6 1 20 1L - 
9 Graphene 
edge 
 
5~9 - - 0.14 0.025 - 22 ~30 1L 35 
10*§ Graphene 
overlap 
300 80 5.75 2.40 4 6 12 100 1L 10 
8§ Ti/Au 6.4 7 23.72 1.75 1 3 1 175 1L - 
11 Au 285 60 4.55 0.38 0.1 4 1 210 1L 1 
12 Graphene 
overlap 
300 40 2.88 1.50 1 - 8 300 1L 1.14 
13 Ni/Ti/Au 300 80 5.75 0.27 1 5 10 Rtot=3740 2L 35 
14 
Sc/Ni edge to 
hBN/MoS2/hB
N (ex situ) 
285 55.5    4.16 0.114 0.5 4 1.8 Rtot=4386 1L ~1 
15¶ 
Ti/Au edge to 
hBN capped 
MoS2 (ex situ) 
285 80 6.06 0.047 1 - 
N/
A 
Rtot=21M
Ω 
1L - 
This 
work 
Cr	edge														
(in	situ)	
300 30 2.16 1 0.5 4 0.6 
Rtot=500      
Rc=220  
3L 0.02	
This 
work 
Cr	edge														
(in	situ)	
300	 30	 2.16	 0.8	 0.48	 4	 2.2	
Rtot=600      
Rc=190 
3L	 0.1	
 Vov = Vgs-Vth. 
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The data for the first in situ Cr edge contacts is from Fig. 5 of the main manuscript, whereas data for the 
second in situ edge contacts comes from Supplementary Notes Figure 4. 
*
 It is unclear how large the overdrive voltage is. But the carrier density is high, n ~ 1×1013 cm-2. A back-
gated device is also reported within the paper with 300 nm SiO2 as gate dielectric, 70 V as overdrive 
voltage (5.03×1013 cm-2), but the resulting Id is only 0.09 µA/um at Vds=1 V. The estimated Rtot = 11.11 
MΩµm. 
§ These reports use top gate structure and all other reports use back gate structure.  
¶ The author also demonstrated Pd/Au edge contacts to hBN-encapsulated MoS2 but with Rtot  = 333 MΩ. 
Other metals edge contacts such as Ti/Au (0.5/50 nm) and Al/Cr/Au (40/10/30 nm) is close to open circuit. 
Note that Id and Rtot in this reference is not normalized to contact width. In this row, Rtot was calculated by 
using 1 V/Id. Because of the S-shape output characteristics, the actual Rtot is likely even larger. 
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From Supplementary Figure 10, we can extract the Rsh = 100 KΩ/square for 3L MoS2 at the 
carrier density of n = 2.16 × 1012 cm-2 (Vov = 30 V on 300 nm SiO2). Using this Rsh, the data from 
Supplementary Note Fig. 4, and the Supplementary Fig. 6 and 12, we estimated the contact 
resistance for various devices in the following Supplementary Table 2. Au edge contacts have a 
very large contact resistance compared to other metals, indicating a poor Au-MoS2 edge 
bonding. Both Ni and Cr edge contacts outperform their top-contacted counterparts at scaled 
dimension (Lc = 20 nm).  
Supplementary Table 2: Top vs. Edge contacts to CVD-grown 3L MoS2 
Metal Rc for top contacts   
(Lc=60 nm) 
Rc for top contacts 
(Lc=20 nm) 
Rc for edge contacts 
Au 164 KΩµm N/A > 10 MΩµm 
Ni 386 KΩµm 595 KΩµm 525 KΩµm 
Cr 110 KΩµm 381 KΩµm 205 KΩµm* 
The extraction of Rc is at Vds = 0.5 V and overdrive voltage (Vov) of 20 V for Au, 30 V for Ni and Cr. The 
MoS2 film thickness used in these devices is 3 layers. These MoS2 film are grown on SiO2 without any 
transfer process.  
* The mean value of the last two rows from Supplementary Table 1, (190 KΩµm + 220 KΩµm)/2 = 205 
KΩµm. 
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Supplementary Note 4: Comparison of LT, Rc components for top and edge contacts 
LT is different in top and edge contacts. For a top contacts, according to the transfer length 
method, LT ≈ (ρc/Rsh)1/2 , where ρc is the contact resistivity of the top metal-MoS2 interface and 
Rsh is the sheet resistance of the MoS2 underneath the top meal, as shown in the diagram in 
Supplementary Table 3. Theoretically, we can extract the LT from the x-intercept of a transfer length 
method (TLM) plot. For example, the x-intercept in Supplementary Fig. 10(d) suggests that LT for top Cr 
contacts is ~ 2.37 µm, which is significantly higher than the LT ≈ 35 nm demonstrated in ref. 4. This 
estimation of LT is reasonable considering the difference of Rc between this work and ref. 4. According to 
the aforementioned LT equation, we also expect LT for Ni top contacts to be larger than Cr top 
contacts, which is based on the fact that the ρc of Ni-MoS2 interface is larger than its Cr-MoS2 
counterparts (see Supplementary Table 2), with Rsh to be the same since they all have the same 
Vov. These analyses make us postulate the Id versus Lc in Fig. 5(c) of the main manuscript should 
be linear in the range of Lc < 100 nm. For edge contacts, because the carriers are injected 
completely through the edge, the LT length is the length of edge interface, which is about 1 nm, 
which sets the edge contacts apart from top contacts and makes the edge contact immune to 
contact scaling. 
As mentioned in the manuscript, the contact resistance for edge contacts is intrinsically different 
compared to top contacts. In a traditional top contacts, the contact resistance includes the top-
interfacial resistance of metal-MoS2, plus the series resistance of the MoS2 beneath the metal 
contacts (lateral carrier flow beneath the metal contacts), as shown in Supplementary Table 2. In 
the case of a multilayer film, the interlayer resistance also affects the contact resistance; but for 
the sake of simplicity, we excluded the interlayer resistance for top contacts in Supplementary 
Table 2. For edge contacts, however, the contact resistance is exclusively the resistance between 
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the metal and the edge states of the 2D materials. Considering that the edge states will alter the 
bandgap at the termination of the 2D materials, the exact band diagram remains to be 
investigated using Density Function Theory. 
Supplementary Table 3: Comparison of LT, Rc components, and band diagram between top and 
edge contacts 
 Rch can be approximated as RshLch/W, where W is the width of contact electrodes. 
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Supplementary Note 5: Low-temperature characterization of in situ Cr-MoS2 edge contacts 
CVD-grown 3L-MoS2 was used here. The etching condition was consistent with the one used in 
etching 3L MoS2 for Ni edge contacts introduced in the Method section of the main manuscript. 
The device was characterized at temperatures ranging from 30 to 300 K. In the case of an 
electron-dominated transport, at low Vgs, high barrier shows up in the contact; there are limited 
carriers having the thermionic energy high enough to jump over the barrier to the drain side, 
yielding a low current flow. As the Vgs increases, the barrier lowers. After moving over flat band 
condition, the barrier becomes thinner as Vgs further increases, while the height of the barrier 
settles at ϕB. The thinning of Schottky barrier introduces the tunneling component by carriers 
tunneling though the thin barrier. We also show the process using simple diagrams in 
Supplementary Note Fig. 4d. 
According to the equation Id = AT2 exp((qϕB)/(KBT))[1 – exp((qVds)/(KBT))], the Schottky barrier 
height can be extracted. In this equation, Id is the current, A is the Richardson’s constant, KB is 
the Boltzmann constant, q is the electronic charge, T is the temperature, and Vds is the source to 
drain bias. After some mathematical transitions, the equation becomes ln(Id/T2) = ϕB[q/(KBT)]. 
Plotting ln(Id/T2) on the y-axis and (q/KB)T on the x-axis makes a Arrhenius plot with the slope 
being ϕB. For simplicity, some reports would put 1000/T on the x-axis, as demonstrated in 
Supplementary Note Fig. 5. A general guideline to interpret the Arrhenius plot is looking at the 
slop of the fitting curves for different Vgs at different temperatures. When the fitting curves turn 
downward, which is indicative of a thermionic carrier transport over the Schottky barrier. If the 
fitting curves go up, then it suggests a tunneling transport through the Schottky barrier. 
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Supplementary Notes Figure 4. Low-temperature characterization of in situ edge contacted MoS2 
transistor. a, I-V characteristics of the multilayer Cr edge contacted devices across different temperature.  
b, Output curves of the device in room temperature. c, Arrhenius plot of the device. At low Vgs, the 
dashed fitting curves first go downward at high temperature (300-250 K), but the curves transition to flat 
and then go upward as the temperature drops below 200 K. d, Extracting Schottky barrier height of the 
device. 
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Supplementary Notes Figure 5. Examples of low-temperature characterization of top contacted 
MoS2 transistor. The top six panels are adapted from ref. 4, with temperatures ranging from 100 to 200 
K. The bottom four panels are adapted from ref. 17, with temperatures ranging from 150 to 350 K. It can 
be seen that the fitting curves in the Arrhenius plot all turn downward at low Vgs while only go flat or up 
when the Vgs because large enough so that the Schottky barrier becomes too thin and tunneling becomes 
dominant, which is in sharp contrast with the Arrhenius plot in Supplementary Note Fig. 4(c).  
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Supplementary Figures 
 
Supplementary Figure 1. 3D AFM image of the flake in Fig. 2 of the main text covered with 
PMMA after ion beam etching. Considering the smooth surface and clean edge of the PMMA, 
the etching effect of ion beam on PMMA can be neglected. 
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Supplementary Figure 2. Etch-depth vs. etching time for MoS2 and SiO2. The etching 
condition is 600 eV, 36 mA, and Ar ion beam. 
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Supplementary Figure 3. Cross-sectional image of the exfoliated MoS2 flake used in Fig. 3. 
The thickness of this flake is about 10 nm (15 layers). The metal on top of the MoS2 layers is Pt, 
which protects the flake from FIB process. More defects seem to show up in the top layer 
identified by the arrows, whereas the layers underneath the top layer are more uniform. 
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Supplementary Figure 4. EDS mapping oxygen at the etched MoS2-metal interface. a, A 
magnified view of the etched MoS2-metal interface. b, Mapping the oxygen signal at the 
interface. No excess of O element shows up at the MoS2 edge-metal interface.  
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Supplementary Figure 5. Effect of etching time. Etching time of (a), (b), and (c) is 25 s, 50 s, 
and 110 s, respectively. Due to the tapering effect, the center region of the contact was etched 
faster than the edge region. A similar splitting effect can be seen on the zoom-in view of the left 
edges. The scale bar on the bottom right of (a-c) is 50 nm. 
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Supplementary Figure 6. Comparison of edge- and top-contacted devices using Ni as 
contact metal. Id-Vgs curves for Ni edge-contacted (a) and top-contacted (b) MoS2 FETs. The 
red curves in (a) are shifted in order to have the same Vth and have a fair comparison. Output 
curves for the Ni edge-contacted (c) and top-contacted (d) MoS2 FETs. The decrease in Lc leads 
to performance degradation in top-contacted devices but has little impact for edge-contacted 
devices. 
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Supplementary Figure 7. EDS mapping sulfur at the edge interface. Cross-sectional STEM 
images of the edge contact to a, trilayer and c, monolayer MoS2. b and d are EDS images of 
sulfur signal in the edge area of a and c, respectively. The discontinued trace within the contact 
metal suggests some sulfur residue. The sulfur signal is weaker in the monolayer MoS2, 
compared to the signal in the trilayer MoS2.  
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Supplementary Figure 8. Comparison of top and edge contacts using Ni to monolayer 
MoS2. a, Subthreshold curves and b, transfer curves of the edge contacts after shitting the Vth in 
(a). c. Various Ni edge contacted devices (green) comparing with Ni top contacted devices 
showing similar current level with different Vth. The small Id for both the top- and edge-contacted 
devices indicates that the quality of the CVD films (grown on SiO2) dominates the performance 
of the devices. 
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Supplementary Figure 9. Comparison of Id-Vgs curves for transistors using as-grown MoS2 
versus transferred MoS2. The thickness of the CVD films ranges from 1 to 2 layers. The 
channel length of all transistors is from 1 to 3 µm. The transistors built on transferred MoS2 have 
a larger Id and on/off ratio, and smaller hysteresis. The transfer process leads to fewer traps 
between the MoS2 and the substrate, improving the overall device performance.  
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Supplementary Figure 10. Top Cr contacts to 3L MoS2 grown by CVD and contact 
resistance extraction. a, Id-Vgs curves and b, Id-Vds curves for top Cr contacts with transfer 
length method (TLM) structure.  c, Extraction of the contact resistance (Rc = 110 kΩµm) for Cr 
top contacts. The sheet resistance of the channel is around 100 kΩ/sq at the overdrive voltage of 
30 V. The high Rc and Rsh can be attributed to 1) the high density of traps formed between the 
SiO2 and MoS2 during the high temperature growth of CVD, and 2) the low carrier density of n 
=  2.16 × 1012 cm-2  (Vov=30 V over 300 nm SiO2), compared to other reports in Supplementary 
Table 3.  
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Supplementary Figure 11. Comparison of edge contacts using Cr, Ni, and Au. a, 
Subthreshold curves and b, transfer curves of the edge contacts. Note: Curves were shifted in b 
to have the same threshold voltage for on-state comparison. The Lch and Lc for these devices 
using different metals are 600 nm and 60 µm, respectively. 
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Supplementary Figure 12. Comparison of Au top and edge contacts to 3L MoS2 grown by 
CVD.  a, Subthreshold curves and b, output curves of the Au contacts. Even though the devices 
are with different channel length and contact length, their dramatic difference indicates the huge 
contact resistance of Au edge contacts.  
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Supplementary Figure 13. Different profile of Ni top and edge contact under cross-
sectional STEM imaging. a, 10 nm top contact on a trilayer MoS2 flake and b, 40 nm edge 
contacts to a trilayer MoS2 flake.   
 
 
 
 
 
 
 
 
 
 
